## CSE463: Digital Integrated Circuits Design and Architecture

Instructor: Dr. Darko Ivanovich
Email: darkoivanovich@msn.com

Class website: https://classes.engineering.wustl.edu/cse463/
Class Time: TuTh, 5:30 - 7.00PM, Cupples II Hall L001

Office Hours: Tuesday and Thursday, 7:00PM -

## ****Course Description:****

This course is an introduction to VLSI digital design. The material will focus on bottom up design of digital integrated circuits, starting from CMOS transistor properties and manufacturing technology to CMOS inverters, combinational and sequential logic designs and more complex digital blocks. Important design aspect of digital integrated circuits such as propagation delay, noise margins and power dissipation will be covered in the class, as well as design challenges in submicron technology will be addressed. The students will design combinational and sequential circuits at various levels of abstraction using state‐of‐the‐art CAD environment provided by Cadence Design Systems. The goal of the class is to design transistor level digital integrated circuits in 0.5micron technology that can be fabricated by a semiconductor foundry.

## ****Course Objectives:****

The course will start with an overview of the intrinsic properties of CMOS transistors and an overview of fabrication methodologies for integrated circuits. Combinational circuits will be introduced with the design of the inverter circuit. The static and dynamic properties of the inverter will be studies in detail using hand calculations and SPICE simulations. The state-of-the-art tool for designing ICs, Cadence, will be introduced and will be used to design and verify the physical layout of the inverter. Using parameters extracted from Cadence layout simulations, a Verilog model will be constructed. Other CMOS combinational and sequential digital circuits, such as NAND, NOR, SR latch, flip flop and others, will be constructed and simulated at transistor, layout and behavioral level using Cadence. The final project will include a design of a complex digital system. The entire digital IC will be simulated and the final layout of the chip will be presented. The layout of the chip can be submitted for fabrication in a 0.5micron CMOS process.

## ****Prerequisites****:

ESE 232: Introduction to Electronic Circuits
CSE 362M: Computer Architecture (recommended)

## Textbook:

- CMOS Digital Integrated Circuits Analysis and Design, 4th Edition S. M. Kang, Y. Leblebici and C. Kim, 2015.
- Online Cadence Tutorial

## ****Other References:****

- Verilog HDL: A guide to digital design and synthesis, S. Palnikar, 1996.
- Basic VLSI Design, D. Pucknell and K. Eshraghian 1988.
- Fundamentals of CMOS VLSI Design, J. Uyemura, 1988
- Analysis and Design of Analog integrated Circuits, P. Gray and R. Meyer, 1994

##

## ****Course Grading:****

Weekly Homework: 30%
Exam1: 15%
Exam2: 15%
Project: 40%

## ****Grading Policy:****

88% or above A
78% to 88% B
66% to 78% C
50% to 66% D
50% or below F

## Spring 2020 Syllabus

|  |  |  |
| --- | --- | --- |
| Week | Topics | Chapter |
| Week 1 | Course Introduction  | 1 |
| Week 2 | MOS Transistor Theory  | 2 |
| Week 3 | MOS Transistor TheoryIntro to Cadence Design | 3 |
| Week 4 | Inverter: Static Characteristics | 3 |
| Week 5 | Inverter: Static Characteristics | 5 |
| Week 6 | Inverter: Switching CharacteristicsIntroduction to Cadence | 6 |
| Week 7 | Combinational Logic Circuits  | 7 |
| Week 8 | Combinational Logic Circuits | 7 |
| Week 9 | Spring Break |  |
| Week 10 | Combinational Logic Circuits  | 7 |
| Week 11 | Sequential Logic Circuits  | 8 |
| Week 12 | Sequential Logic Circuits  | 8 |
| Week 13 | Dynamic Logic Circuits | 9 |
| Week 14 | Dynamic Logic Circuits, Semiconductor Memories | 9, 10 |
| Week 15 | Semiconductor Memories | 10 |